Abstract: This paper presents an FPGA implementation of a systolic architecture for 2D convolution using the residue number system (RNS) with a designed new residue adder and residue multiplier. The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback